This website uses cookies so that we can provide you with the best user experience. To read more about the cookies we use and to change your settings see our Cookies Policy.
RCAR-S4 consists of Arm Cortex and G4MH cores. If you use an evaluation board you have to use different debug connectors and change some switches. Configure evaluation board The evaluation board has 2 debug connectors, for Cortex and G4MH cores. Make sure you use the correct debug adapter ...
These c onfiguration steps are required to connect BlueBox to the Target and perform the CPU Reset command, which establishes the initial Debug connection. Possible Solution 1. Create a New Workspace via File | Workspace | New Workspace . 2. (optional) Make sure LPD is set on the target de...
The time between CPU Run / Stop can be measured with the RH850 Time/Performance Measurement Unit (TPU) plugin. This plugin should not be used together with trace because both use the same event-triggering resource. Solution 1. Open the plugin by selecting View | [device] RH850 | Time Perfo...
When the OSTM timer and the suspend peripheral feature are enabled, stepping through the code might change the value in the OSTMx.CNT register. If only one core is observed, the OSTMx.CNT value will change. Conversely, if multiple cores are observed, the OSTMx.CNT value remains unchanged. ...
In most RH850 devices the Local RAM is accessible from different addresses via a core bus and a DMA bus. By default, a faster, DMA bus access is set. Normally the core's Local RAM is accessible at the "self area" address by its core only. Note that if the download code is linked at the cor...
Possible solutions Delayed power ON target Because of the hardware limitation of the BlueBox, the application runs for a bit before starting FP5 access. During that time, an application could disable FP5 access to the target device, which is not restored even after reset (but only after th...
In contrast to iC5xxx BlueBox, iC7mini only supports on-chip trace. It doesn't support streaming trace, such as LPD SofTrace. However, i t is still possible to record LPD SofTrace messages into RH850 on-chip trace RAM. Possible solution 1. Open Hardware | CPU options | Analyzer | Operation...
RH850 Software Trace uses a small FIFO that can easily overflow when too many trace messages are generated. This can cause sampling time to decrease or overflow error messages in the Analyzer Trace window (indicated by brown colored lines). Possible solutions Increase the LPD-4 clock Open ...
When the ICUM is enabled flash erase and program operations are not possible. ICUM-protected setup requires a custom procedure to perform a download. Note that disabling and re-enabling the ICUM is not necessary if a download files' image is unchanged. Python scripts are available per requ...
Hardware Property Area on U2x devices consists of seven areas, but the focus here is on the following four: Configuration Setting Area (CSA) Security Setting Area (SSA) Block protection area 0 (BPA0) Block protection area 1 (BPA1 is not available on smaller devices) Each of these areas is ...
If the application is reconfiguring the Phase-Locked Loop (PLL) after the device powers on, it might cause issues when attempting to access Option bytes. The issue happens since the FP5 method for Option byte access fails after PLL reconfiguration. Mass erasing all code/data from the flash...
To increase the Flash programming speed, you can use initialization files from pre-configured winIDEA Workspace Examples. Solution 1. Download winIDEA Example Workspaces . 2. Select a suitable Workspace. 3. The initialization file is by default added in Hardware | CPU Options | Initializat...
Download from the primary winIDEA instance (core PE0 or CPU0) to the secondary winIDEA instance (core PE1 or CPU1) RAM fails. The reason for this is that winIDEA does not initialize the Local RAM of secondary cores. For the primary core, it is done partially by winIDEA to be able to perfor...
When troubleshooting the initial debug connection to the target CPU, it is recommended to use the CPU Reset debug command instead of the Download debug command. Possible solutions Properly connected BlueBox and Debug Adapter Check if BlueBox is properly connected to the target debug connec...
This Technical Note describes how to program the Security Setting Area (SSA) on RH850/U2x devices via Python scripts. Please send a request to Technical Support ! This Technical Note includes confidential information and an NDA with the silicon vendor is required.
Changing the Security ID code or Code/Data Flash passwords is not supported in winIDEA. These security settings are critical for protecting your embedded system's firmware and data integrity, and altering them requires a more controlled and specialized process. Possible solution If you nee...
winIDEA supports both Single and Double Map Mode programming of Code Flash on Renesas RH850/U2x devices. Single and Double Map Mode are two memory map modes of Code Flash that can be selected by OPBT12. If Double Map Mode is used, Valid Area can be switched with OPBT13. Solution winIDEA au...
Possible causes and solutions CPU reset caused by either External Watchdog circuitry or internal CPU watchdog Disable all reset sources during debugging to resolve the issue. More information is available in Active Watchdog issues . F1H, F1Kx: UMI Error R_FCL_ERR_FLMD0 FLMD0-Pin not at hig...
The error means that the debugger failed to connect to the target CPU. This can be for different reasons. When troubleshooting the initial debug connection to the target CPU, it is recommended to use the CPU Reset instead of Download. Possible causes and solutions BlueBox is not properly c...
The implemented update affects the following features: Option Bytes Programming Refer to Option Bytes Programming . Challenge & Response winIDEA 9.21.8 and newer Use EVE scripts to unlock the debug Interface. Refer to Challenge & Response Authentication . winIDEA 9.21.7 and older Unlock th...
This topic describes how to enable PE and ICUM debugging using Python scripts when the Challenge & Response Authentication is enabled. Intelligent Cryptographic Unit Master (ICUM) is a RH850 HSM core that can run secure cryptographic operations. The ICUM is disabled at the device shipment....
Possible solutions To change the option bytes you can use: RH850 Option Bytes plugin - winIDEA 9.21.94 or newer Refer to the winIDEA Help topic Option Bytes plugin . Service calls -winIDEA 9.21.8 or newer Service calls are used for FP5 communication from. Refer to winIDEA Help chapter Opti...
Coding empty or very short program loops in embedded applications can cause CPU program trace overflows. Too many branches coming in succession are overwhelming the internal CPU trace logic that just can’t keep up with a torrent of branch messages. P ossible solutions are: Snooze Halt inst...
When downloading a suitable version from winIDEA Download page note that Renesas E1/E2 Debugger works in: Renesas RL78 - 9.21.173 and newer Renesas RH850: 9.17.157to 9.21.100 (64-bit version) 9.17.116 to 9.17.156(32-bit and 64-bit version)